**WHAT IS CLAIMED IS:**

1.  A method for configuring a peripheral bus, the method comprising:

    querying a peripheral bus, said querying including reading each possible address

5   on the peripheral bus;

    determining the presence of a peripheral device at an address on the peripheral

    bus;

    reading configuration information from the peripheral device, wherein the

    peripheral information includes device identification information; and

10  configuring the bus, said configuring including programming the peripheral

    device to use one or more timeslots.

2.  The method as recited in claim 1, wherein said querying, said determining, said

    reading, and said configuring are performed by a host controller coupled to the

15  peripheral bus.

3.  The method as recited in claim 1, wherein the peripheral bus is a serial bus.

4.  The method as recited in claim 1, wherein the configuration information further

20  includes one or more of the following:

    quantity of timeslots needed by the peripheral device;

    position of timeslots needed by the peripheral device;

    data width of the peripheral device;

    supported peripheral modes;

25  amount of buffer memory available in the peripheral device;

    data format required by the peripheral device;

    amount of I/O space required on higher layer system buses; and

    clocking information.

5.    The method as recited in claim 4, wherein the clocking information includes a determination of whether a peripheral device clock is a master clock or a slave clock.

6.    The method as recited in claim 4, wherein the configuration information is passed from the peripheral device to the host controller by a single serial read.

7.    The method as recited in claim 4 further comprising the host controller reading device identification information from the peripheral device, and obtaining additional configuration information from a lookup table.

8.    The method as recited in claim 4, wherein said reading is performed over a side serial bus, wherein the side serial bus is coupled to the host controller and the peripheral device.

9.    The method as recited in claim 1 further comprising storing the configuration information from the peripheral device in a serial erasable programmable read-only memory (EPROM).

10.    The method as recited in claim 1 further comprising the host controller addressing the peripheral device using stream addressing.

11.    The method as recited in claim 1, wherein the device identification information includes vendor identification and function of the peripheral device.

12.    The method as recited in claim 1, wherein the peripheral device is plug and play compatible.

13. The method as recited in claim 1 further comprising performing said querying, said determining, said reading, and said configuring for one or more additional peripheral devices coupled to the peripheral bus.

5 14. A computer system comprising:

a host controller;

a peripheral device coupled to the host controller by a peripheral bus;

wherein the host controller is configured to:

query a peripheral bus, wherein querying includes reading each possible address

10 on the peripheral bus;

determine the presence of the peripheral device at an address on the peripheral

bus;

read configuration information from the peripheral device, wherein the

configuration information includes device identification information; and

15 configure the bus, wherein configuring the bus includes programming the

peripheral device to use one or more timeslots.

15. The computer system as recited in claim 14, wherein the peripheral bus is a serial

bus.

20

16. The computer system as recited in claim 14, wherein the configuration

information further includes one or more of the following:

quantity of timeslots needed by the peripheral device;

position of timeslots needed by the peripheral device;

25 data width of the peripheral device;

supported peripheral modes;

amount of buffer memory available in the peripheral device;

data format required by the peripheral device;

amount of I/O space required on higher layer system buses; and

clocking information.

17. The computer system as recited in claim 16, wherein the clocking information includes a determination of whether a peripheral device clock is a master clock or

5 a slave clock.

18. The computer system as recited in claim 16, wherein the configuration information is passed from the peripheral device to the host controller by a single serial read.

10

19. The computer system as recited in claim 16, wherein the host controller is configured to read device identification information from the peripheral device, and obtain additional configuration information from a lookup table.

15 20. The computer system as recited in claim 16, wherein configuration information is read by the host controller over a side serial bus, wherein the side serial bus is coupled to the host controller and the peripheral device.

21. The computer system as recited in claim 14 further comprising a serial erasable
20 programmable read only memory (EPROM) configured to store the configuration information from the peripheral device.

22. The computer system as recited in claim 14, wherein the host controller is configured to address the peripheral device using stream addressing.

25

23. The computer system as recited in claim 14, wherein the device identification information includes vendor identification and function of the peripheral device.

24.     The computer system as recited in claim 14, wherein the device identification information includes vendor identification and function of the peripheral device.

25.     The computer system as recited in claim 14, wherein the host controller is further configured to query the peripheral bus for additional peripheral devices, and upon detection of an addition peripheral device, to read configuration information from the additional peripheral device, and reconfigure the bus, wherein reconfiguring the bus includes programming the additional peripheral device to use one or more timeslots.

5

10